

Weekly_MT_20250618

- ASAGI : Summary of Shirotori-san's lecture @RIKEN etc...
- E80-TC : Observed the raw singals
- E80-CDC : Plan?
- ToDo

ASAGI

- ASAGI lecture by Shirotori-san on June 13, 2025
 - Code for ASAGI was uploaded to the FPGA on HUL board.
 - Parameters (the number of capacitors and resistors on ASAGI) were configured.
 - ASAGI's response to test pulse was observed with using a function generator.
 - ASAGI was connected to the E15-TC, and signals were observed (cosmic and X-ray from ^{55}Fe).
 - More details are provided at back-up part or

https://drive.google.com/file/d/1FRdHSae8a26mIZH8iAuMz0keBVNoAiUb/view?usp=drive_link.

ASAGI

- Purpose
 - Prepare for the upcoming 16ch version of ASAGI
- What I will do
 - Decide the best parameters by a criteria below;
 - Suppress the tale of the signal (It's better to set "CSA:PZC" to "2:1"?)
 - Suppress analog signal saturation after SHA
 - Operate at the lowest possible HV and V_{th} without compromising detection efficiency
 - Understand ASAGI's response characteristics by changing parameters and input charge with function generator


ASAGI

- Status of E15-TC

- The current on potential and guard wires is higher than usual for some reason.
 - remade Low-Pass-Filter (GND became stronger) → but not solved...
- No progress on ASAGI x E15-TC

test2pot	10.00 uA	2700.0 V	0.00 uA	2699.5 V	On		30 V/s	70 V/s	0.1
test2gua	10.00 uA	1454.0 V	0.00 uA	1453.8 V	On		20 V/s	70 V/s	0.1
test1pot	10.00 uA	2700.0 V	0.46 uA	2699.0 V	On	right after turning on			0.1
test1gua	10.00 uA	1454.0 V	0.08 uA	1454.3 V	On				0.1

test2pot	10.00 uA	2700.0 V	0.00 uA	2699.5 V	On		30 V/s	70 V/s	0.1
test2gua	10.00 uA	1454.0 V	0.00 uA	1453.8 V	On		20 V/s	70 V/s	0.1
test1pot	10.00 uA	2700.0 V	0.64 uA	2699.0 V	On		30 V/s	70 V/s	0.1
test1gua	10.00 uA	1454.0 V	0.12 uA	1454.3 V	On	7 minutes later			0.1






ASAGI

- ASAGI's response to test pulse
 - plan → do from this week

帯域を下げて見てみよ。

E80-TC

2025.06.17時点



● reflected wave


? pulse height

→ Can we explain them by taking attenuation into account?

E80-TC

HV of potential tripped because low pass circuit has an issue...

There was no problem until yesterday...



E80-CDC

- Plan

- July 1~3
 - start to flow Ar-C₂H₆ and prepare HV moduals
 - construct the HV monitoring system
- July 11~
 - HV conditioning
- ???
 - Once we gain confidence in E80-TC, let's observe the raw signals and pre-amp output in E80-CDC as well.

ToDo

- HYP2025 abstract : E80-CDS, ~ June 30
 - share the first ver. to the local members by this weekend
- JPS application : J-PARC E80 progress status (検出器セッション), ~ July 3
 - share the first ver. to the local members by this weekend
- Summary of the gas study
 - share the first ver. to the local members by this weekend
- (RIKEN Discovery Evening : Poster, July 4
 -)

Back up

ASAGI lecture with Shirotori-san

(June 12-13, 2025)


Participants

- K. Shirotori (RCNP, SPADI-A)
- S. Hanai, R. Tsutiya (for SR-PPAC / CNS, HIMAC)
- T. Isobe (for many purposes, RIKEN, RIBF)
- F. Sakuma, T. Hashimoto, Y. Kimura (for CDC / RIKEN, J-PARC)

@ RIBF room 308, RIEKN

1: Configuration of FPGA on HUL

ASAGI v1.5 is to be controlled by an FPGA. The FPGA on the HUL board can be used. We first need to program the FPGA for ASAGI, using tools such as Vivado(Xilinx).



2: Setting the parameters

<https://drive.google.com/drive/u/1/folders/1wUCWsQm0V-vlDd7yD64iHglbir8E1B7U>

ASICのレジスタ設定について

*32 chの各チャンネルごとに設定可能

- アナログ出力: ある1 chのみを選択
- テスト信号: 各chに分配可能

• 電荷増幅器(CSA)とpole-zero回路(PZC)

- 抵抗(250 kΩ): 1-4個 & 容量(250 fF): 1-8個の接続数
 - 接続数の積は同じ(位相補償): CSA: $R \times C = \text{PZC: } R \times C$

• 波形整形器(SHP)



- 抵抗(15 kΩ): 1-4個
& 容量(250 fF): 1-8個の接続数

• 閾値(Vth)

- $\pm 1.65 \text{ V}$ を10 bit刻み(3.3 mV/bit)
 - 0-3.3 Vに1.65 Vのオフセット

• 出力極性

- 正負を選択可能



2: Setting the parameters

自動保存 印刷 保存 復元 上一步 下一步 ... Allch_ch5_A-out_202407

ホーム 挿入 描画 ページレイアウト 数式 データ 校閲 表示 自動化

コメント 共有

条件付き書式 テーブルとして書式設定 セルのスタイル

セル 編集 秘密性 アドイン データの分析

T66 fx 1

	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W
53			TP_MASK	1																			
54			VTH_COMP	10																			
55		Ch 4	R.B.SHP	3																			
56			C.B.SHP	3																			
57			R.B.PZC	3																			
58			C.B.PZC	3																			
59			R.B.CSA	3																			
60			C.B.CSA	3																			
61			NC	1																			
62			DO_POL	1																			
63			BUF_EN	1																			
64			TP_MASK	1																			
65			VTH_COMP	10																			
66		Ch 5	R.B.SHP	3																			
67			C.B.SHP	3																			
68			R.B.PZC	3																			
69			C.B.PZC	3																			
70			R.B.CSA	3																			
71			C.B.CSA	3																			
72			NC	1																			
73			DO_POL	1																			
74			BUF_EN	1																			
75			TP_MASK	1																			
76			VTH_COMP	10																			
77		Ch 6	R.B.SHP	3																			
78			C.B.SHP	3																			
79			R.B.PZC	3																			
80			C.B.PZC	3																			
81			R.B.CSA	3																			
82			C.B.CSA	3																			
83			NC	1																			
84			DO_POL	1																			
85			BUF_EN	1																			
86			TP_MASK	1																			
87			VTH_COMP	10																			
88		Ch 7	R.B.SHP	3																			
89			C.B.SHP	3																			
90			R.B.PZC	3																			
91			C.B.PZC	3																			
92			R.B.CSA	3																			
93			C.B.CSA	3																			
94			PAD_BUF_EN	1																			
95			DO_POL	1																			
96			BUF_EN	1																			
97			TP_MASK	1																			
98			VTH_COMP	10																			

SPI_MAP tmp1


準備完了 アクセシビリティ: 検討が必要です

Rewrite the values inside the red line.

* In this case, now we can see the analog signal of ch12 only.


But it depends on the settings of the macro program.

2: Setting the parameters



Save this sheet as a “.prc” file.

3: Make and execute



1 . Make here.



2 . Set your parameters in the Excel file, save it as a .prn file, and put it here.

3 . Execute it with a parameter file, like “./bin/set_asic_register 192.168.1.113 param/test2.prn”.

HUL ip adress



4: Test pulse from a function generator

* Set to AC mode in oscillo when seeing the analog output, because ...




4: Test pulse from a function generator (w/o injector)

If you want to see the signals **after** this without injector, set like the pictures.
In this case, we can check the ASD operation easily,
but the injected charge is fixed.






Jumper pin is needed.

Amplitude should be set to 1.2V.



4: Test pulse from a function generator (w/o injector)

If you want to see the signals **before** this without injector, set like the pictures.
In this case, the injected charge is fixed too.
And we need to use a probe to see the signals.




Amplitude should be set to 1.2V.

5: Test pulse from a function generator (w/ injector)

With the injector, we can control the input signal charge as desired, by just changing the square wave amplitude. ($1 \text{ pC} < Q_{\text{in}} < 3 \text{ pC}$, $C = 1 \text{ pF}$ (const))

for example,

sarturation





5: ASAGI x E15-TC

Sorry for no signal photo...

But we successfully observed the signals of cosmic-rays and X-rays from ^{55}Fe .

Noiseis should be reduced more and more to study the detection efficiency and so on.



Back up

ASAGI with 白鳥IH
① RIKEN
2025. 06. 13 ~ 14

Yuto
Kimura

ASAGI v1.5
Vivado 2024.2.1
PC 5380P.

① open hardware manager
auto correct
mt 2569 L128 v118
close target

② HVL 電源切り、2
5分くらい

③ SITPC utility

任意のIp address
に変更される。

EER ROMに書き込む

→ デフォルトじゃない
設定値を読み込む

④ ping で 確認

書き込み 終了。

HUL には、何-ジ?
(20230520)

git repository?

Colib 201 入ったデフォルト
make

Asagi - Controller - Main

→ src

ライブラリにデフォルトにリンクして

⑤ function Generator

→ オシロスコピーの確認

→ ASAGI test In

→ out

→ オシロ

⑥ function Generator

→ Injector

→ out → オシロ

Saturation 確認した。

この時、ファインを巻き戻して
応答を見た。

— 風ごはん —

⑦ 午前中の復習

Discuss

・ 光ファイバーを小さくできるか！

・ フォトリソグラフィー

光ファイバーの芯を

長くできるか。

※ SPD用光通信ケーブル

・ 5VのACアダプタ

2A, 1A 2個

（HULは1分1秒の電源用）

◦ IP address

・熱をちゃんと逃がす
構造 急務

◦ テストパルスの
offset はゼロにすべし。

◦ ノイズレベルは?

→ いい状態は $2\text{mV} < \text{noise}$

→ パラメータの説明

⑧ + も - も なんでも OK.

通常 - に Input

+ は GND.

※ CSA と PZC の比を
2 にする

ゲインをあげられる

飽和は Dynamic Range に
依存する

($V_{th} = -6.5\text{mV}$)

⑨ 自分で param file
書き換え. SCPで
転送. → 動かした。

Input 電荷

1 pC ~ 3 pC

ここ辺で線形性確認
可能 (宿題)

Injector の容量は 1 pF

$$\begin{aligned} Q &= CV = 1 \text{ pF} \times 1 \text{ V} \\ &= 1 \text{ pC} \end{aligned}$$

⑩ LVDS → NIM
で Discr 後の
Digital Signal

いう × 1 10⁴ 2

107 110 A → 1 見 20 pF = 0

⑪ Injector は 3 V 以下
(3 pC)

⑫ 注意点

- ・ TDC と子では
leading trailing
が奇数 ch と偶数 ch
で逆になる。

(Do pol を交互にしたい。)

↑ これは、まわりこみ電振
をおさえるため。

What to do?

④ 入力の電荷を見つめて
テストチャンバーの Gain Al₉
をかける

⑤ Pulse Generator で
任意の波形、作る？
⑥ 電荷は同じで波形が
違う場合は
ASAGI でどう違かが
見えるかも

④ 最適なパラメータを
決める。

↑ 損失関数を最小にする。